DOCKET NO.: P05719 PATENT

WHAT IS CLAIMED IS:

- 1 1. A method for providing a phase-locked loop with reduced
- 2 spurious tones, comprising:
- 3 comparing a reference clock signal to an internal clock
- 4 signal to generate a first signal;
- sampling the first signal based on a sampling clock
- 6 signal to generate a second signal, the sampling clock signal
- 7 reduced with respect to the reference clock signal; and
- generating the internal clock signal based on the second
- 9 signal.
- 1 2. The method of Claim 1, further comprising:
- generating an up signal or a down signal based on the
- 3 comparison of the reference clock signal to the internal clock
- 4 signal;
- generating a charge pump output signal based on the up
- 6 and down signals;
- generating the first signal based on the charge pump
- 8 output signal;
- generating an output frequency signal based on the second
- 10 signal; and
- dividing the output frequency signal by a predetermined
- 12 amount to generate the internal clock signal.

- 3. 1 The method of Claim 2, generating the charge pump output signal comprising sourcing current based on the up signal and 2 3 sinking current based on the down signal, and generating the stabilized signal comprising injecting 4 currents into stabilization filter based on the up signal and draining currents 5 from the stabilization filter based on the down signal. 6
- 1 4. The method of Claim 3, further comprising generating a 2 loop filter output signal based on the second signal and generating 3 the output frequency signal based on the second signal comprising 4 generating the output frequency signal based on the loop filter 5 output signal.
- 1 5. The method of Claim 1, further comprising:
 2 dividing a reference frequency signal by a predetermined
 3 value, R, to generate the reference clock signal;
 4 dividing the reference clock signal by a predetermined
 5 value, D, to generate a reduced frequency signal; and
 6 generating the sampling clock signal based on the reduced
 7 frequency signal.

- 1 6. The method of Claim 5, generating the sampling clock 2 signal based on the reduced frequency signal comprising creating a 3 pulse based on the reduced frequency signal to generate a clock 4 signal and buffering the pulse to generate an inverted clock 5 signal.
- 7. The method of Claim 5, the predetermined amount comprising one of N and N+X/D.

- 8. A method for providing a phase-locked loop with reduced
- 2 spurious tones, comprising:
- dividing a reference clock signal by a predetermined
- 4 value, D, to generate a reduced frequency signal;
- generating a sampling clock signal based on the reduced
- 6 frequency signal;
- 7 comparing the reference clock signal to an internal clock
- 8 signal;
- generating an up signal or a down signal based on the
- 10 comparison of the reference clock signal to the internal clock
- 11 signal;
- generating a charge pump output signal based on the up
- 13 and down signals;
- generating a stabilized signal based on the charge pump
- 15 output signal;
- sampling the stabilized signal based on the sampling
- 17 clock signal to generate a sampled output signal;
- generating an output frequency signal based on the
- 19 sampled output signal; and
- dividing the output frequency signal by a predetermined
- 21 amount to generate the internal clock signal.

DOCKET NO.: P05719

PATENT

- 9. The method of Claim 8, further comprising dividing a reference frequency signal by a predetermined value, R, to generate
- 3 the reference clock signal.
- 1 10. The method of Claim 9, the predetermined amount
- 2 comprising one of N and N+X/D, D comprising about 15, N comprising
- 3 about 800, and R comprising about 10.
- 1 11. The method of Claim 8, generating the sampling clock
- 2 signal based on the reduced frequency signal comprising creating a
- 3 pulse based on the reduced frequency signal to generate a clock
- 4 signal and buffering the pulse to generate an inverted clock
- 5 signal.
- 1 12. The method of Claim 8, generating the charge pump output
- 2 signal comprising sourcing current based on the up signal and
- 3 sinking current based on the down signal.
- 1 13. The method of Claim 8, generating the stabilized signal
- 2 comprising injecting currents into a stabilization filter based on
- 3 the up signal and draining currents from the stabilization filter
- 4 based on the down signal.

DOCKET NO.: P05719 PATENT

1 14. The method of Claim 8, further comprising generating a

- 2 loop filter output signal based on the sampled output signal,
- 3 generating the output frequency signal based on the sampled output
- 4 signal comprising generating the output frequency signal based on
- 5 the loop filter output signal.

- 1 15. A phase-locked loop, comprising:
- a spur reduction circuit operable to receive a reference
- 3 clock signal and to divide the reference clock signal by a
- 4 predetermined value, D, to generate a reduced frequency signal;
- a clock/buffer circuit coupled to the spur reduction
- 6 circuit, the clock/buffer circuit operable to generate a sampling
- 7 clock signal based on the reduced frequency signal;
- a phase detector operable to compare the reference clock
- 9 signal to an internal clock signal to generate an up signal or a
- 10 down signal;
- a charge pump coupled to the phase detector, the charge
- 12 pump operable to generate a charge pump output signal based on the
- 13 up and down signals;
- a stabilization filter coupled to the charge pump, the
- 15 stabilization filter operable to generate a stabilized signal based
- on the charge pump output signal;
- a sampling circuit coupled to the stabilization filter
- and to the clock/buffer circuit, the sampling circuit operable to
- 19 sample the stabilized signal based on the sampling clock signal to
- 20 generate a sampled output signal;
- an oscillator coupled to the sampling circuit, the
- oscillator operable to generate an output frequency signal based on
- 23 the sampled output signal; and

- a feedback divider coupled between the oscillator and the
 phase detector, the feedback divider operable to divide the output
 frequency signal by a predetermined amount to generate the internal
 clock signal.
- 1 16. The phase-locked loop of Claim 15, further comprising an input divider coupled to the phase detector and to the spur reduction circuit, the input divider operable to divide a reference frequency signal by a predetermined value, R, to generate the reference clock signal.
- 1 17. The phase-locked loop of Claim 16, the predetermined 2 amount comprising one of N and N+X/D, D comprising about 15, N 3 comprising about 800, and R comprising about 10.
- 1 18. The phase-locked loop of Claim 15, the clock/buffer 2 circuit operable to generate the sampling clock signal by creating 3 a pulse based on the reduced frequency signal to generate a clock 4 signal, inverting the pulse to generate an inverted clock signal, 5 and buffering the clock signal and the inverted clock signal.

- 19. The phase-locked loop of Claim 18, the sampling circuit comprising an n-channel transistor, a p-channel transistor and a hold capacitor, the n-channel transistor comprising a gate operable to receive the clock signal and the p-channel transistor comprising a gate operable to receive the inverted clock signal.
- 1 20. The phase-locked loop of Claim 15, further comprising a 2 low pass filter coupled between the sampling circuit and the 3 oscillator, the low pass filter operable to generate a loop filter 4 output signal based on the sampled output signal, the oscillator 5 operable to generate the output frequency signal based on the loop 6 filter output signal.